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Abstract
Signal processing theory and practice are enabling and driving forces behind multimedia de-
vices, communications systems, and even such diverse ﬁelds as automotive and medical sys-
tems. Over 90% of the signal processing systems on the market used ﬁxed-point arithmetic
because of the cost, power, and area savings that ﬁxed-point systems provide. However, most
colleges and universities do not teach or teach only a very little ﬁxed-point signal process-
ing. This issue is being addressed slowly around the country but now a new challenge or
opportunity presents itself. As reconﬁgurable logic technology matures, ﬁeld-programmable
gate arrays (FPGAs) are increasingly used for signal processing systems. They have the ad-
vantage of tremendous throughput, great ﬂexibility, and system integration. The challenge is
that signal processing in FPGAs is a much less constrained problem than signal processing in
special purpose microprocessors. The opportunity arises in that it is now possible to explore
more options and, more especially, to take a more systems-level approach to signal processing
systems. In short, designing a signal processing system using FPGAs provides opportunities
to look at many system design issues and trade-oﬀs in a classroom setting.
We have developed a course to teach signal processing in FPGAs at Georgia Institute
of Technology and in this paper we consider the challenges and methods of teaching ﬁxed-
point system design in this course. We discuss the topics chosen and how they diﬀer from
traditional microprocessor-based courses. We also discuss how systems engineering concepts
are woven into the course.
1 Motivation
This paper describes the early development of a system design curriculum that uses ﬁeld
programmable gate arrays (FPGAs) to implement digital signal processing (DSP) systems.
The goals of this curriculum are several-fold, including:
• to prepare students for system design problems with which they are likely to be pre-
sented upon graduation;
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• to teach students how to design within the context of many competing performance
metrics.
Over the past ten years, signal processing has made its way from a predominately graduate
topic, to an undergraduate topic and often an introductory topic to electrical engineering.
While there are likely many reasons for this, one compelling reason is that it is possible to
teach many systems concepts using DSP. However, the focus is usually on theory and the labs
are performed on computers using high precision ﬂoating–point arithmetic calculations. On
the other hand, practical DSP systems (such as those in cell phones, DVD players, cameras,
military systems, toys, etc.) tend to use limited precision ﬁxed–point arithmetic and operate
under stringent power, size, cost, and performance constraints. It is estimated that over
90% of the DSP microprocessors sold and virtually all FPGA–based systems use ﬁxed–point
arithmetic.
1.1 Finite Precision Signal Processing
Two possible types of numerical representations include ﬂoating–point and ﬁxed–point for-
mats. Floating–point number formats are similar to the scientiﬁc notation format of a
calculator—they consist of a number (mantissa) and a scale factor (exponent). The primary
advantage to using ﬂoating–point formats is that a very large range of numbers can be accu-
rately expressed. Fixed–point number representations lack a scaling factor and so they can
only express numbers within a limited range. The primary advantage to using ﬁxed–point
formats is that ﬁxed–point operations are signiﬁcantly more eﬃcient than their ﬂoating–
point counterparts. Therefore, ﬁxed–point integrated circuits (ICs) are smaller (resulting
in more ICs per wafer), consume less power, can be clocked faster, and are cheaper than
equivalent ﬂoating–point ICs.
Numbers represented in digital systems are necessarily quantized, that is they are approx-
imated by a ﬁnite set of numbers that can be represented digitally. The primary diﬃculties
with ﬁxed–point systems that must be addressed by designers are summarized in the follow-
ing list:
Overﬂow: If a number is larger than can be expressed in the particular ﬁxed–point repre-
sentation, then overﬂow occurs. In this case, the representation may be undeﬁned or
it may saturate at the maximum amplitude that can be expressed.
Underﬂow: If a number is smaller than can be expressed in the particular ﬁxed–point
representation, then underﬂow occurs. For example, an 8-bit ﬁxed–point number may
represent the numbers from 0 to 255. To represent fractional values, the same 8-bit
number could be scaled by 2−8 so that the values 0 to 0.9961 =
255
256 are available.
Now the smallest non-zero number is 0.0039 = 1
256. In this case 0.0019 and any
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result. Overﬂow and underﬂow are complementary problems—a system designed to
guarantee no overﬂow will have more underﬂow problems and/or increased quantization
noise problems.
Signal Quantization Noise: This is related to the above two problems. Quantization
noise is the diﬀerence between the actual number and the quantized representation.
Quantization noise is often approximated as white noise added to a signal.
Filter Coeﬃcient Quantization: When ﬁlter coeﬃcients are quantized the characteris-
tics of the ﬁlter may change dramatically. For example, a stable ﬁlter may become
unstable.
Designing ﬁxed–point systems is non-trivial for several reasons. First, quantization eﬀects
are non-linear and not easily understood analytically. Second, ﬁxed–point design rules are
often competing, making it diﬃcult to ﬁnd the best solution. Finally, each part of a system
must be considered in terms of its own requirements and how the signal representations in
that part aﬀect all others. For these reasons, teaching ﬁxed–point system design requires
“hands-on” participation of the students.
1.2 FPGAs and Signal Processing
When designing custom hardware solutions, the ﬁxed–point issues may be even more pro-
nounced than for DSP microprocessor solutions. This is because it is often desirable to
optimize speed and/or chip area by using diﬀerent ﬁxed–point word sizes in diﬀerent parts
of the systems or by using coarse approximations to ﬁlter coeﬃcients to improve eﬃciency.
Unfortunately, students graduating from most DSP programs are left unequipped to
deal with the challenges of DSP hardware design and hardware/software co–design. Many
curricula include separate classes in both DSP theory and hardware modeling; however, there
are few opportunities given to students to combine these two skills into a working knowledge
of DSP hardware design [1, 2]. Students often struggle to bridge this gap between the theory
and the hardware implementation of DSP systems [3]. This paper presents a pedagogical
framework whereby students can leverage their previous knowledge of DSP theory and Very
High–Speed Integtrated Circuit Hardware Desicription Language (VHDL) hardware design
techniques to design, simulate, synthesize, and test digital signal processing systems [4].
Additionally, a curriculum is described that uses this framework to teach DSP hardware
design.
Many courses and textbooks have been developed for teaching real-time DSP concepts
using DSP microprocessors [5, 6, 7, 8, 9, 10, 11, 12]. The program presented herein is not de-
signed to replace or displace DSP microprocessor–based programs—the goals of the program
are diﬀerent. Programs that rely on DSP microprocessors as their primary implementation
medium tend to emphasize software programming rather than hardware design. By using
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Function FPGA DSP µP Matlab
Fixed–point Arithmetic/Operations • • ◦
Floating–point Arithmetic/Operations ◦ ◦/•1 •
Filter/Transform Implementations ◦ • •
Explore Design Trade–oﬀs
(power, area, complexity, throughput, etc.)
• ◦ –
HW/SW Trade–oﬀs • – –
Parallel Processing • – –
Data Flow/Buﬀering • • –
Peripheral I/O • ◦ –
System Analysis ◦2 ◦2 •
1 There are both ﬁxed–point and ﬂoating–point DSP microprocessors.
2 System analysis/testing is possible with third–party Matlab interfaces.
Key:
– = No or very limited support
◦ = Possible
• = Eﬃcient, well–suited to technology
ﬁeld–programmable gate arrays (FPGAs) as the core technology, students are given the op-
portunity to design custom hardware implementations [13] and investigate concepts such
as massively parallel algorithms. In addition, FPGAs can synthesize microprocessor cores
allowing students to investigate the trade–oﬀs between hardware and software implementa-
tions.
As illustrated in Table 1, FPGAs provide a very versatile platform for teaching real–time
DSP implementations. While they are not optimal for every function, FPGAs do provide
the most ﬂexibility, which is valuable in design contexts. Students can use a single system
to explore hardware and software designs and to make various design trade–oﬀs to optimize
their systems for power, area/size, complexity, throughput, latency, etc.
2 Previous FPGA DSP Courses
Georgia Tech has oﬀered a course twice under the title ECE 4273 DSP Chip Design that
attempts to bridge the gap between the theory and hardware implementation of digital signal
processing systems [14, 4]. Many curricula include separate classes in both DSP theory
and hardware modeling; however, there are few opportunities given to students to combine
these two skills into a working knowledge of DSP hardware design [1, 2]. This course was
been designed to ﬁll this void by allowing students to leverage their previous knowledge of
DSP theory and very high–speed integrated circuit hardware description language (VHDL)
hardware design techniques to design, simulate, synthesize, and test digital signal processing
systems [4].
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Upon successful completion of ECE 4273, students should be able to:
1. Convert numbers between decimal, ﬂoating–point, and ﬁxed–point number formats including
Q–formatted numbers and canonical signed digits.
2. Synthesize digital logic and ﬁxed–point signal processing systems using VHDL.
3. Design ﬁlters that are robust to quantization eﬀects.
4. Design hardware ﬁlters using distributed arithmetic.
5. Optimize hardware ﬁlters given realistic design constraints using a variety of ﬁlter design tech-
niques.
6. Design the hardware to implement an adaptive ﬁlter.
7. Describe the relevant theory and implementation of an adaptive ﬁlter.
8. Describe the trade–oﬀs (including precision, accuracy, dynamic range, implementation size, and
signal–to–noise ratio) between ﬁxed–point and ﬂoating–point implementations.
9. Describe the advantages and disadvantages of implementing DSP systems in DSP microproces-
sors and dedicated hardware (FPGAs or ASICs).
Figure 1: Measurable student outcomes for ECE 4273.
ECE 4273 is a senior–level technical elective in digital signal processing. It is a three
semester–hour course with two hours of lecture and a three–hour laboratory session each
week. The lecture and laboratory material are closely coordinated such that topics covered
in lecture are reinforced in a hands–on laboratory experiment within at most a two–week
time period.
Undergraduate students taking this course are expected to be familiar with Matlab,
digital ﬁlter design, basic transforms, FPGAs, and VHDL. These assumptions are valid given
the enforced prerequisites (a senior–level fundamentals of DSP course) and the required core
curriculum for electrical and computer engineering majors at Georgia Tech, which includes
laboratories and classroom lecture on FPGAs and VHDL in the digital design and computer
architecture sequences [15, 16].
Since the nature of this course is a convergence of DSP and computer engineering
(CMPE), lecture material is pulled from both of these disciplines. The course schedule
typically consists of one week of lectures on DSP theory, optimization techniques, etc. fol-
lowed by one week of implementation–related lectures. The laboratory projects then provide
students with an opportunity to combine these two subjects into a working knowledge of
DSP hardware design [17].
Students were assessed on the outcomes shown in Figure 1. First, laboratory projects
throughout the semester provide ample opportunity for students to learn and demonstrate
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project in adaptive ﬁlter design requires students to demonstrate skills in items 2, 3, 4, 5,
and 6. Finally, three exams are given including a comprehensive ﬁnal exam that assesses
students’ achievement of items 1, 2, 3, 4, 7, 8, and 9.
2.1 DSP System Design
A separate, but related course, Real-time DSP System Design, was taught for the ﬁrst time
in 2005 at Georgia Tech. This course had a much smaller laboratory component and was
designed to expose students to real-time DSP concepts and system design trade-oﬀs.
3 Proposed FPGA DSP Curriculum
Having covered previous courses in DSP hardware design and system-level design, a reﬁned
ﬁxed-point DSP hardware design curriculum that uses a system design approach will be pre-
sented. Teaching ﬁxed-point hardware design is most natural within a hands-on, laboratory
environment where real-world obstacles will be encounter and overcome. In the following
subsections, the proposed objectives for a ﬁxed-point DSP hardware design course are layed
out. The objectives for the lecture and laboratory are presented separately to show the dis-
tinct aspects of each course component. Proposed assessment methods for evaluating these
objectives are presented in the following section.
3.1 Laboratory Objectives
Feisel and Rosa have previously listed a rather exhaustive list of learning objectives for
engineering instructional laboratories [18]. The objectives for the laboratory component
of this proposed curriculum are shown in Table 2 along with their mappings to the Feisel
objective categories.
The laboratory objectives for this curriculum are heavily oriented towards design, instru-
mentation, and data analysis. This cycle is repeated in laboratory projects throughout the
semester. Early projects allow the students to explore basic implementation concepts such
as buﬀering, ﬁxed–point arithmetic, and quantization eﬀects through the design and synthe-
sis of low–order FIR ﬁlters. Later laboratory assignments cover subjects such as IIR ﬁlter
design, ﬁlter optimization techniques, and multiplierless implmentations (e.g., distributed
arithmetic). A speciﬁc schedule of laboratory assignments is given in Table 3. As shown in
the table, each laboratory assignment targets at least one course objective.
Each laboratory has mutliple components. A pre-lab exercise should be given to the stu-
dents a week in advance, and it incluedes a problem analysis or theoretical study that ties the
lectures to the laboratory assignment. When appropriate, students are also required to sim-
ulate the DSP module using engineering simulation software such as Matlab or LabVIEW.
During labs, students implement a hardware design in VHDL for their DSP system. Finally,
the students test their design and analyze its performance relative to expected performance.
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1 Demonstrate competence in the operation of
software simulation tools and hardware design
environments.
Psychomotor
2 Simulate quantization noise eﬀects and theoret-
ically predict quantization noise power spectra
at the output of a ﬁxed–point ﬁlter.
Models
3 Synthesize basic digital logic and basic DSP
functions (buﬀering, table lookup, arithmetic,
etc.) in an FPGA.
Design
4 Design ﬁlters that meet a given set of realistic
system parameters.
Design, Creativity
5 Implement ﬁlters of various ﬂavors and com-
plexities that execute on an FPGA using dis-
tributed arithmetic.
Instrumentation, Data Analysis
6 Acquire experimental frequency responses for
ﬁlters implemented in custom hardware. Com-
pare these reponses to software simulations of
the same ﬁlters.
Instrumentation, Models, Data
Analysis
7 In teams of two to four, design a DSP system
that is optimally partitioned between hardware
and software to meet a given set of realistic
system parameters.
Design, Creativity, Teamwork
8 In teams of two to four, implement a DSP
system that is optimally partitioned between
hardware and software for a given set of
constraints. Experimentally characterize the
system to ensure that the given system param-
eters are satisﬁed.
Instrumentation, Experiment,
Data Analysis, Teamwork
Table 2: Student Learning Objectives Mapped to Fundamental Objectives of Engineering
Instructional Laboratories
The ﬁnal laboratory project will be designed to be a four-week team design experience.
Students should be given the choice of proposing their own design project or implementing
the provided one. In either case, the ﬁnal project will be required to include both a processor
(software component) and custom DSP module (hardware component). These requirements
allow the students to investigate hardware/software design trade-oﬀs and attempt to achieve
an optimal partitioning of their system. Students will be required to devise their own exper-
iments to characterize their system and analyze their intermediate implementations to make
Proceedings of the 2007 American Society for Engineering Education Annual Conference & Exposition
Copyright c   2007, American Society for Engineering Education# Laboratory Assignments Course
Objective #
1 Introduction to the Hardware Development Environment & Tools 1
2 HDL Design of Basic Digital Signal Processing Components 3
3 Simulation and Modeling of DSP Systems 1, 2
4 HDL Design of Buﬀers and FIR Filters 3, 5
5 Quantization Analysis of FIR Filters 6
6 Real-time FIR Filters and Qualitative Analysis 4, 5
7 Advanced Filtering with Third-Party IP Cores 4, 5, 6
8 Designing IIR Filters using Distributed Arithmetic 4, 5, 6
9 Implementing and Interfacing with Soft-Core Processors 1
10 DSP Hardware/Software Design Project 7, 8
Table 3: Laboratory Assignments Mapped to Laboratory Objectives From Table 2
improvements to their design. Since the ﬁnal project is fairly open-ended, students must
show original thought in their design and experimentation, which will lead to many creative
projects and solutions.
The experimentation and data analysis aspects of this laboratory are important because
they allow students to make connections between the physical hardware implementations
and the DSP theory that they learn in lecture. Experimentally characterizing DSP systems
can be a time-consuming task that requires very expensive laboratory equipment (lock-in
ampliﬁers, spectrum analyzers, etc.). However, modern engineering software and current
FPGA development kits can greatly simplify this process. In the past, the authors have
developed a custom USB interface that allows students to create test signals, feed them
through their physical hardware system, and acquire the output data all from within Mat-
lab [4, 19]. In addition, Mathworks’ Simulink and National Instruments’ LabVIEW both
include the ability to program and interface with FPGAs from within their IDEs. With the
appropriate lab equipment, these programs can greatly simplify/automate the process the
acquiring system characterization data. These programs can also abstract the HDL coding
aspects of these projects, if that is desired [20, 21].
3.2 Lecture Objectives
The objectives of the lecture component of this course are tightly coupled to the labora-
tory content. As shown in Table 4, the lecture objectives focus on the students’ ability to
explain theoretical aspects of ﬁxed-point DSP systems, compare the advantages and dis-
advantages of diﬀerent ﬁxed-point system approaches, and calculate theoretical values for
system parameters for example systems.
DSP hardware courses form a convergence of DSP and computer engineering (CMPE)
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1 Convert between decimal, ﬂoating–point, and ﬁxed–point number for-
mats including Q-format and canonical signed digits.
2 Explain the process of converting a ﬂoating–point system design to a
ﬁxed–point arithmetic implementation.
3 Describe the trade–oﬀs (including precision, accuracy, dynamic range,
implementation size, and signal–to–noise ratio) between ﬁxed–point
and ﬂoating–point implementations.
4 Use system performance criteria to compare two DSP system designs
and determine which one is preferable.
5 Explain how diﬀerent ﬁlter designs and structures have diﬀerent ef-
fects on overﬂow, roundoﬀ, and coeﬃcient quantization.
6 Name and describe types of errors associated with ﬁxed–point arith-
metic and explain ways that these errors can be minimized.
7 Calculate noise power and power spectra at the input and output of
an ideal digital ﬁlter.
8 Describe and discuss the advantages and disadvantages of implemen-
tations in a DSP microprocessor, FPGA, and ASIC.
9 Describe how various DSP programming techniques work including
circular buﬀering, pipelining, interrupt processing, block processing,
table lookup, and digital oscillator sinusoid generation.
Table 4: Student Learning Objectives for the Lecture Component
content. To support this convergence, lecture material must be pulled from both of these
disciplines. The proposed schedule for this course follows a pattern of one week of lectures on
DSP theory, optimization techniques, etc. followed by one week of implementation–related
lectures.
DSP Material Covered The early lectures on DSP are designed to introduce students
to the basic concepts needed in the rest of the course. Subjects to be covered include an
introduction to real–time DSP systems, a discussion and comparison of diﬀerent number
formats, and an in–depth look at ﬁxed–point arithmetic and the eﬀects of quantization.
The lectures during mid–semester focus on ﬁltering as one of the core DSP building blocks
found in signal processing systems. These topics include ﬁnite–impulse response (FIR) ﬁlter
structures, ﬁlter design optimizations, the canonical signed digit format, sums–of–powers–of–
two optimizations, subexpression sharing, and inﬁnite–impulse response (IIR) ﬁlters. Toward
the end of the semester, topics will be varied to emphasize the material needed for the
ﬁnal laboratory project. For example, ﬂoating–point number formats, adaptive ﬁltering,
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plausible topics that can be covered in the ﬁnal few weeks depending on the speciﬁc design
project being assigned.
CMPE Material Covered It is assumed that a DSP hardware design course will be
dominated by students specializing in DSP. Since DSP students may not be as familiar with
implementation–related subjects, lectures on FPGAs, VHDL, and hardware implementa-
tions will start from a very basic point and progress quickly to the DSP implementation
issues that this course should address. Thus, the early lectures focus on introducing and
refreshing students on these subjects. Topics covered include basic FPGA concepts and
architectures, introduction to VHDL for synthesis, and a review of state machine design
with an emphasis on VHDL implementations. Lectures during mid–semester correspond
to the DSP material being covered. Subjects covered include FIR ﬁlter implementations,
hardware versus software ﬁxed–point multipliers, and distributed arithmetic architectures.
The semester ends with lectures on soft–core microprocessors, hardware implementation of
a ﬂoating–point arithmetic unit, and implementations of basic adaptive–ﬁlter structures.
In addition, commercial DSP microprocessor architectures will be investigated and used in
discussions of implementation costs and trade–oﬀs.
4 Assessment
The overall goal of the course is to teach students practical system design, particularly as
it relates to signal processing. The speciﬁc learning objectives are accomplished via the
laboratory projects and the coursework. These learning objectives are outlined in Tables
2 and 4. Table 3 provides a list of possible laboratory assignments along with associated
objectives. Student assessment is designed to speciﬁcally measure these objectives.
4.1 Lecture Assessment
Much of the lecture is in preparation for the laboratory exercises, so in practice, student lab-
oratory performance reﬂects student performance relative to the lecture material. However,
lecture material is assessed independently using the following methods.
Homework Assignments
Fixed–point signal processing involves many concepts that students can practice
through homework assignments. These include converting number formats includ-
ing Q-format, evaluating ﬁlter scaling factors and stability, analyzing through-put and
latency for speciﬁc structures, and designing and converting various structures such as
distributed arithmetic ﬁlters.
Pre-lab Assignments
The pre-lab assignments directly assess and promote those parts of the lecture that tie
into the laboratory assignments. For example, the students may be asked to design a
Proceedings of the 2007 American Society for Engineering Education Annual Conference & Exposition
Copyright c   2007, American Society for Engineering Educationﬁlter given some speciﬁc constraints. Their design will then be evaluated for practical-
ity, and they will implement that design as part of the lab. The pre-lab assignments
are very important for tying the lectures to the labs and also for assessing how well
the students are able to apply what they have learned in lectures.
Quizzes and Exams
Quizzes are designed to test proﬁciency in basic signal processing and computing op-
erations such as number formats, ﬁlter structures, and implementation syntax (e.g.
VHDL code or Matlab code). Quizzes also assess students’ understanding of general
concepts. Example questions along this line:
• What factors can cause ﬁlter coeﬃcient quantization to more pronounced or
severe?
• What are the eﬀects of signal quantization / rounding on the ﬁlter output?
• Why/when are multi-rate ﬁlters used in signal processing applications?
4.2 Laboratory Assessment
Laboratory performance is the principal metric by which the student is judged to have met
the course objectives. Student performance is assessed in terms of individual performance
and, for the ﬁnal project, individual performance within a team. The labs are speciﬁcally
designed to meet the objectives of the course so that the objectives from [18] listed in Table 2
are a natural outcome of adequate lab performance. Each laboratory assignment is evaluated
according to six dimensions that are closely related to the fundamental objectives discussed
in the previous section: tools & environment, design, implementation, analysis, creativity,
and teamwork. The grading rubric illustrated in Table 5 includes these six dimensions and
is used for each lab assignment. By using a consistent rubric across lab assignments, the
students’ level of learning for each course objective can be monitored throughout the semester
and averaged across the class. Students’ individual lab assignment grades are calculated as
a weighted average of the six dimensions on the rubric. The dimension weights are modiﬁed
for each lab assignment to match the key objectives being emphasized in each assignment
(see Table 3). Students are deemed to have successfully mastered a course objective when
the class average on the ﬁnal project is at least a 3 (Good) for the repsective dimension on
the grading rubric.
5 Conclusion
The proliferation of embedded devices and ﬁeld-programmable gate arrays (FPGAs) that
includes signiﬁcant signal processing functionality suggest that students preparing to enter
industry specializing in the ﬁelds of signal processing or computer architecture need to have
a knowledge of hardware digital signal processing (DSP) implementations. A course for
teaching the concepts of ﬁxed-point DSP hardware design has been proposed. This course
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Tools &
Environment
No evidence of
computing tool
/ environment
use is present.
Minimal use
of computing
tools / envi-
ronments is
evident.
Appropriate
use of com-
puting tools /
environments is
evident.
Optimal use
of appropriate
computing
tools / envi-
ronments is
evident.
Design
No or little de-
sign is appar-
ent.
Basic elements
of design are
present.
Good design
is demon-
strated and
documented.
Superior design
is demon-
strated and
well docu-
mented.
Implementation
Implementation
does not meet
project require-
ments.
Project is
poorly imple-
mented and
documented.
Implementation
meets all
project require-
ments and is
documented.
Implementation
is elegant and
well docu-
mented.
Analysis
No or little
analysis is
apparent.
Minimal or ad-
hoc analysis is
present.
Eﬀective anal-
ysis is present
and docu-
mented.
Comprehensive
analysis is
present and
well docu-
mented.
Creativity
No or little cre-
ativity is ap-
parent.
Indepent
thought appar-
ent but at a
minimal level.
Creativity and
independent
thought shown.
Innovative and
eﬀective ap-
proach to prob-
lem solving
demonstrated.
Cooperation
with Team
Demonstrates
a contentious
attitude and/or
does not fulﬁll
commitments.
Normally
demonstrates
the ability
to work with
others and
fulﬁlls most
commitments.
Demonstrates
the ability to
work with oth-
ers and fulﬁlls
commitments.
Demonstrates
a positive
team spirit
and fulﬁlls all
commitments.
Table 5: Laboratory Assignment Grading Rubric
emphasizes system-level design where students are introduced to the complexities of real-
world problems and provided an opportunity to enhance their problem-solving and creative
design skills.
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